Abstract-Starting from a 3D electrothermal field problem discretized by the Finite Integration Technique, the equivalence to a circuit description is shown by exploiting the analogy to the Modified Nodal Analysis approach. Using this analogy, an algorithm for the automatic generation of a monolithic SPICE netlist is presented. Joule losses from the electrical circuit are included as heat sources in the thermal circuit. The thermal simulation yields nodal temperatures that influence the electrical conductivity. Apart from the used field discretization, this approach applies no further simplifications. An example 3D chip package is used to validate the algorithm.
I. INTRODUCTION
For many electrothermal applications, complex problems need to be solved to calculate the desired quantities of interest. While analytical methods only serve for very simple problems, real world problems require numerical field simulations. Nowadays, Finite Difference (FD), Finite Element (FE) or Finite Volume (FV) methods are well known and frequently applied. On the other hand, when a fast computation is required, it is often recommended to derive a model that only consists of a few lumped elements which allows to use circuit simulators. However, network models are not always sufficiently accurate or they are too complex to be generated by hand compared to models based on partial differential equations. This paper attempts to fill this gap by deriving a circuit netlist from a field model, thereby avoiding any further approximation.
When the first circuit simulators were introduced, the Simulation Program with Integrated Circuit Emphasis (SPICE) soon became the standard tool for describing and solving circuits using netlists. At that time, the operating temperature of the simulated devices was set globally and did not change according to the operational load of the circuit. However, especially in power electronic applications that involve strongly temperature dependent materials [1] , [2] , self-heating and thermal coupling between devices become important and therefore the device's temperature changes dynamically. Thus, the concurrent simulation of electrical and thermal circuits was soon developed as a SPICE extension [3] . To account for the coupling, an extra temperature node was added to the electrical device models [4] , [5] .
Traditionally, the circuit topology and the netlist parameters are determined by hand calculations which necessarily neglect nonlinear effects and field inhomogeneities. Nowadays, the thermal behavior is more accurately analyzed by 3D field solvers which allow to couple the resulting temperature distribution iteratively to the electric circuit simulator, known as the relaxation method [6] , [7] , [8] . On the other hand, the definition of mesh-based equivalent thermal circuits [9] motivates the direct method that couples the electrical and thermal circuits without any 3D field solver required. Following the direct approach, this work aims at exploiting the accurate electrothermal field model by automatic and loss-free extraction of an equivalent electrothermal circuit model (as visualized in Fig. 1 ). The netlists generated by this approach are therefore an exact representation of the nonlinear FD, FE or FV field discretizations. Moreover, a straightforward coupling with an additional (external) SPICE circuitry is possible and standard techniques of model order reduction for networks [10] can be applied afterwards.
If a 3D electrothermal field model is investigated, occasionally surrounding circuitry is treated by a field-circuit coupled approach [11] , [12] . In some cases, a two-step procedure is executed, i.e., from the field model part, a reduced model is extracted and then included in a circuit model [13] . In this paper, a further alternative is proposed, i.e., the full field model is translated into a circuit model. This approach is promising for small device parts with severe electrothermal issues, to be embedded in an overall circuit model. + − Figure 1 : Visualization of the approach to extract lumped elements from a 3D field model. The paper is organized as follows: The electrothermal field problem is introduced in section II. Then, section III presents the discretization by the Finite Integration Technique (FIT). This technique is based on integral-type degrees of freedom and therefore allows a straightforward circuit interpretation as demonstrated in section IV. The details of the automatic SPICE netlist generation are given in section V. Finally, numeric validation examples are discussed in section VI before section VII concludes the paper.
II. ELECTROTHERMAL FIELD PROBLEM
We consider an electrothermal problem that couples the electroquasistatic approximation of Maxwell's equations [14] with the transient nonlinear heat equation
subject to adequate initial and boundary conditions. The given quantities are the Joule heating term Q el (ϕ) = σ(T )∇ϕ · ∇ϕ, the time t, the temperature T and the electric scalar potential ϕ. The material parameters ε, σ, λ, ρ and c are the electrical permittivity and conductivity, the thermal conductivity, the volumetric mass density and the specific heat capacity, respectively. All involved materials may be nonlinear, inhomogeneous or anisotropic. Note that the spatial dependencies have been suppressed here and that the temperature dependency of ρ and c is neglected.
III. DISCRETIZATION BY THE FINITE INTEGRATION TECHNIQUE
The coupled electrothermal problem given by (1) and (2) is discretized in space by the Finite Integration Technique (FIT) on a staggered 3D hexahedral grid with n canonically indexed nodes [15] , [16] , [17] . The discretization turns the material relations and the differential operators into material matrices and topological matrices, respectively. The discrete unknowns, i.e., the electric potentials Φ ∈ R n and the temperatures T ∈ R n are associated with the nodes of the primary grid (see Fig. 2 ). The voltage and temperature drops are allocated at the primary edges and resemble differences, i.e., e = −GΦ and t = −GT, where G ∈ {−1, 0, 1} 3n×n is the discrete gradient matrix according to the topology of the primary grid. Electrical currents j and heat fluxes q are assigned to the facets of the dual grid. They are accumulated on the dual cells by S j and S q where S ∈ {−1, 0, 1} n×3n is the discrete divergence matrix determined by the topology of the dual grid. The duality of the staggered grid gives raise to the property G = − S .
Note that the signs of the different entries of G = P x P y P z (and thus also S) define the orientation of the grid's edges. Here, their direction is chosen to be the same as the direction of the coordinate axes. The n × n sub-matrices P ξ with ξ ∈ {x, y, z} are therefore the discrete representation of the spatial derivatives This results in −1 entries on the main diagonals of P ξ and in +1 entries on one of the super-diagonals. The discrete gradient matrix G resembles an incidence matrix as used in circuit theory that is more structured than a typical circuit incidence matrix. Both matrices share the property that their column sums are zero.
The discrete unknowns at the primary grid are related to the ones at the dual grid by material matrices, i.e., the electrical conductance matrix M σ ∈ R 3n×3n , the electrical capacitance
, the thermal conductance matrix M λ ∈ R 3n×3n and the thermal capacitance matrix M ρc ∈ R 3n×3n . The electrical currents, displacement currents, heat fluxes and stored heats are then given by
respectively. In case of a mutually orthogonal grid pair, the material matrices are diagonal. Then, each primary edge crosses the corresponding dual facet perpendicularly. The primary edge and facet as well as the primary nodes and dual cells are indexed pairwise identically. This gives the entries of M σ , M ε , M λ and M ρc as
where |L j | is the length of the primary edge L j , | A j | is the area of the dual facet A j and | V i | is the volume of dual cell V i . The material parameters σ j , ε j , λ j and ρc i are found by averaging the corresponding parameters, cf. [18] , [19] . Note that the counter i addresses all primary nodes (or dual volumes) while j addresses all primary edges (or dual facets). The applied averaging scheme depends on the allocation of the materials on the grid. In this paper, the material properties are allocated at the primary grid cells, i.e., each primary cell contains a homogeneous material. This gives rise to the socalled staircase approximation. Although this paper adopts this approximation for reasons of conciseness, partially filled cells [20] and conforming techniques [21] are preferred. According to the chosen allocation scheme (see Fig. 2 ), the averaging of a conductance for a primary-edge, dual-facet pair involves four surrounding primary volumes resulting in the average of the four involved conductivities. For an equidistant grid, this gives
with p being a local counter over the four primary volumes V p that share the edge L j . Note that this averaging scheme can easily be generalized for non-equidistant grids by taking the different cell sizes into account. The heat powers generated by the thermal losses from the electroquasistatic problem are calculated by
with the component-wise Hadamard product and the vector
that allocates the thermal losses at the shifted cells V j with the volume | V j | = | A j ||L j | as shown in Fig. 3 . The shifted cells consist of two half dual cells sharing a common dual facet and are indexed according to the dual facets.
To include all calculated heat contributions as sources in the heat equation, they need to be integrated from the shifted volumes V j to the neighboring dual cells V i . This relation is given by
where p is a local counter that loops over all shifted cells that intersect the dual cell i. To sum up all contributions of the shifted volumes to the dual cell V i , the incidence matrix
is defined. Then, the Joule losses Q el ∈ R n on the dual cells become
Here,
are diagonal matrices containing the dual volumes | V i | and the shifted volumes | V j |, respectively.
Finally, the topological operators S where S = −G, the material matrices M σ , M ε , M λ and M ρc and the heat powers Q el are utilized to express the discrete counterpart of (1) and (2), i.e., The degrees of freedom are the discrete temperature vector T = T(t) and the electric potential vector Φ = Φ(t). For both the electric and thermal part of the system, adequate initial and boundary conditions need to be defined. As stated here, (5) includes the definition of homogeneous Dirichlet boundary nodes while (6) is subject to homogeneous Neumann (adiabatic) conditions throughout this paper. Subsequently, the time is discretized by any standard scheme, e.g. the backward Euler method.
IV. CIRCUIT THEORY
The equivalence between the discretized FIT formulations (5) and (6) and the Modified Nodal Analysis (MNA) [22] , [23] becomes obvious when the latter is derived from the Maxwell equations along a similar reasoning as in section III. First, Kirchhoff's Voltage Law (KVL) and Kirchhoff's Current Law (KCL) are derived directly from Faraday's law and the current continuity equation, respectively. Then, they are assembled together with the branch relations to give a circuit formulation. From this, the electric and thermal equivalences to the FIT formulation are obtained.
A. Kirchhoff's Voltage Law (KVL)
In the electroquasistatic case, Faraday's law reads
where A loop is the surface enclosed by the loop such that
Loops in a circuit closely resemble loops in the primary grids, i.e., a loop is a collection of edges and nodes forming a closed path. The integral form of Faraday's law directly breaks down in an addition of voltage drops V j along the branches L j giving
In MNA, (7) is implicitly fulfilled by defining the n nodal voltages v i and expressing the branch voltages V j by
where A ∈ {−1, 0, 1} n×b is the circuit incidence matrix. In analogy to the FIT matrix G (cf. section III), the entries a ij of A have to be subject to a convention. Let us define a ij = +1 if branch L j is directed away from node i and a ij = −1 if branch L j is directed towards node i. If branch L j is not directly connected to node i, the corresponding entry a ij is zero. The nodal voltages v are the circuit counterpart of the electric potentials Φ in the FIT formulation. Note that in the electrical case, at least one of the n potentials needs to be chosen as the reference potential (ground) to ensure uniqueness of the solution.
B. Kirchhoff's Current Law (KCL)
The KCL is derived from the current continuity equation
where ( r, t) is the charge density and V an arbitrary cell.
In analogy to FIT, we consider a cell V i around a node i of the circuit. Furthermore, we assume that the total charge in V i is zero. This means that capacitive charges are located on branches that are either fully outside or fully inside V i . Then,
becomes
with the boundary ∂ V i of V i . Assuming that a finite number s of conductors with cross-sectional areas A j and currents I j are leaving this cell, KCL is obtained as
Using the definition of the circuit incidence matrix,
states KCL for every node in the network. Note that 0 denotes a vector of zeros of suitable dimension.
C. Branch Relations
Due to the nature of the considered problem, we limit ourselves to resistances, capacitances and current sources as branch elements. With b R resistive branches, b C capacitive branches and b I current sources, A can be divided into different blocks representing these elements [23] . We therefore obtain 
With these definitions, KVL and KCL are expressed by
and A R I R + A C I C + A I I I = 0.
The introduction of the diagonal conductance matrix G ∈ R bR×bR and the diagonal capacitance matrix C ∈ R bC×bC with the corresponding values on the diagonal leads to the branch relations I R = GV R , I C = CV C and I I = I s (t), where I I = I s (t) is an arbitrary source current.
The combination of KVL, KCL and the branch relations gives the MNA formulation
D. Circuit Formulation and Electrical Equivalences
For the EQS case, when comparing the structure of (5) and (6) with (11), many equivalences are found. Thanks to the equally chosen orientation of the edges in the FIT grid in comparison to the edges in the MNA, the discrete field formulation can be interpreted as a circuit formulation by setting
with the superscript el denoting the quantities for the electroquasistatic case.
E. Thermal Circuit and Equivalences
In a thermal circuit, heat capacitances connect the circuit nodes to a common node (thermal ground) with zero temperature. This reflects the different nature of the term M ρcṪ in (6) compared to the term SM ε S Φ in (5).
With node n + 1 as the thermal ground node, (11) becomes
with A C ∈ {−1, 0, 1}
being the expansion of the corresponding quantities by this additional node. To mirror the structure of the discretized heat equation (6), we set the potential v gnd of the thermal ground node to zero and choose
Here, I is the n × n identity matrix and 1 is a vector of ones with dimension n. If we then omit line n + 1 in (13) (as we would do with a ground node in an electric circuit), we end up with (11) again and obtain 
with the superscript th denoting the quantities for the thermal problem.
The equivalences between the FIT formulation (5) and (6) and the circuit formulation (11) as shown above are the main motivation for this paper. The relations (12) and (14) allow to derive an equivalent SPICE netlist from any given 3D problem discretized by the FIT. The detailed methodology and numerical examples are discussed in the remaining sections of the paper.
V. SPICE NETLIST GENERATION
This section deals with the implementation details for the automated netlist generation. First, the topology of the generated network is described for the EQS problem including the extraction of the Joule loss term. Then, the topology of the thermal network with inclusion of the Joule loss term is discussed. In the second part of the section, the approach for nonlinear material relations is shown.
A. Circuit Topology
For the EQS problem, the degrees of freedom in the FIT are the potentials Φ allocated at the primary nodes. In the MNA, these potentials are placed on the nodes of the network and thus remain nodal values. From the previous section, we know that the branch voltages of capacitive and resistive branches are equal, cf. (9) and (12) . Therefore, these elements are placed in parallel. With the definition of the voltages V el R = V el C = S Φ as the difference of two nodal potentials, the resistive and capacitive elements are located on the branches between the nodes. From the pair-wise equality of M σ and G as well as M ε and C, the entries M σ;j,j and M ε;j,j from the material matrices are the values for the lumped conductances and capacitances on circuit branch L j , respectively. To impose inhomogeneous Dirichlet boundaries, voltage sources between a Dirichlet node and ground have to be defined. Fig. 4a shows the structure of the described electrical circuit for one example branch between nodes i and i + 1.
Since each branch contains resistive elements, the thermal losses need to be calculated on every branch. For branch L j , this is achieved by the evaluation of the branch voltage U j and the current I j giving Q el,j = U j I j .
Note that this thermal power Q el,j coincides with the one calculated in the field model discussed in section II. Writing the different Q el,j in a vector, it becomes Q el and leads to the thermal power Q el on the dual volumes as given by (4) .
For the thermal problem, the structure of the conductive part ( SM λ S T) is equal to the structure of the electrical problem. Therefore, as done for the electrical problem, conductive elements are placed on the branches between two circuit nodes. On the other hand, the structure of the capacitive part (M ρcṪ ) differs slightly from the EQS structure. Since the identity matrix is chosen for the incidence matrix of the capacitive branches (A th C = I), the voltage V C = IT is not defined by temperature differences but by the absolute values of the temperatures (with respect to a reference temperature). If the temperature values are now allocated at the nodes of the thermal network, a capacitive connection from every thermal network node to the thermal ground as introduced in section IV is obtained. The values for these capacitances correspond to the values on the diagonal of M ρc , cf. (14) . To include inhomogeneous Dirichlet conditions, temperature sources are modeled by voltage sources between the Dirichlet nodes and ground as done for the electrical circuit. Furthermore, the mapping of the heat powers Q el to a circuit definition is given by its incidence matrix A th I = I. Therefore, the corresponding current sources are placed between each circuit node and thermal ground. In Fig. 4b , these observations are summarized for a thermal example edge.
B. Nonlinear Materials
In practice, all material properties may depend on the temperature. In this section, the dominating nonlinearity is assumed to be the electric conductivity σ. However, other dependencies can be incorporated analogously. If an inhomogeneous material distribution is given in the domain of interest, the average conductivity has to be found as presented in section II. To correctly consider the nonlinearity in SPICE, this averaging needs to be carried out at runtime in the circuit solver. Therefore, a netlist with nonlinear entries is the result.
If we consider the average temperature of an edge T j , the conductivity of the surrounding primary cells V p needs to be evaluated according to its nonlinear definition. In the simplest case, the temperature dependence of an isotropic conductivity is expressed via the resistivity, i.e.,
In this equation, ρ 0,p is the resistivity at the reference temperature T 0 and α p ∈ R the temperature coefficient depending on the material of cell V p . Once the nonlinear functions have been evaluated, the average conductivity σ j of edge L j can be found as given by (3) . Then, the nonlinear conductance R j (T j ) is established by the length |L j | of primary edge L j and the area | A j | of dual facet A j , giving
Note that more complex material laws, non-equidistant grids and a more sophisticated averaging can be implemented analogously.
A pseudocode for the generation of electrothermal netlists with nonlinearities is shown in Algorithm 1. Algorithm 1 SPICE netlist generation algorithm 1: for edge L j between primary nodes i and k do 2: write R_el(j) node(i) node(k) R j (T j ) 3: write C_el(j) node(i) node(k) M ε (j, j) 4: write R_th(j) node(i) node(k) M −1 λ (j, j) 5: write C_th(i) gnd node(i) M ρc (i, i) 6: write I_Loss gnd node(i) Q el,i 7: if i is electric Dirichlet node then 8: write Vdir_el(i) node(i) gnd V Dir,i 9: end if 10: if i is thermal Dirichlet node then 11: write Vdir_th(i) node(i) gnd T Dir,i 12: end if 13: end for Table I . On the boundaries in x-direction, Perfect Electric Conducting (PEC) facets are assumed. At the left boundary, a sinusoidal electric Dirichlet condition with 1 kV amplitude and a frequency of 76.9 kHz is imposed. At the right boundary, a potential of 0 V is applied. Homogeneous Neumann conditions are chosen for the remaining boundaries. Thermally, all boundaries are set to homogeneous Neumann (thus adiabatic) conditions. For the initial conditions, all electric and thermal non-Dirichlet nodes are set to zero.
From a circuit point of view, the electric Dirichlet condition is modeled by a voltage source V Dir as the potential difference between the facets. Furthermore, the resistive material is modeled by a single resistance and the capacitive material by a single capacitor. However, the thermal properties of the two materials are assumed to be equal.
After setting up the model with its material properties and boundary conditions, Algorithm 1 generates an equivalent electrothermal netlist. Then, using this netlist, a SPICE simulation is carried out and compared with the electrothermal FIT simulation. The electrical simulation result is shown in Fig. 6 . From the obtained potentials Φ, the thermal loss term Q el is calculated. These losses are then coupled into the heat equation yielding the resulting temperatures as shown in Fig. 7 .
From all three figures, it is clearly seen that a very good agreement of the SPICE and FIT simulation is achieved. The relative error norm for the obtained temperature is calculated as
where T SPICE and T FIT are n t vectors of dimension n with n t being the number of time steps. Since the spatial discretization is chosen identically and the generated netlist is a representation of the 3D field model without any further simplifications, the only error is resulting from the different time integrators.
B. Chip Package
To apply the method to a more complex example, a microelectronic chip package as shown in Fig. 8 is considered. Here, the same setting as in [19] is chosen. However, only one bonding wire connects one of the contacts to the chip. The bonding wire's electrical conductance is G el bw = 1 S and its thermal conductance G th bw = 1 kW/K. Furthermore, the relative permittivity for all materials are set to one while the thermal boundary conditions are adiabatic. To excite the system, an exponential voltage V 0 (t) = 10 V [1 − exp(−t)] is applied over the bonding wire. Algorithm 1 is executed to generate the equivalent netlist. This is simulated using SPICE and the temperature of the hottest node of the domain is compared to the result obtained by FIT as shown in Fig. 9 . The error as calculated by (15) is 0.07 %. Due to the mainly resistive character of this example, the resulting constant current leads to a constant heating of the considered node.
VII. CONCLUSIONS
The automatic generation of netlists directly from an electrothermal 3D field model has been presented. Starting from a Finite Integration Technique (FIT) discretization, an equivalent circuit description in terms of the Modified Nodal Analysis (MNA) was shown for the electrical as well as for the thermal case. As it is a direct representation of the field model, no further simplifications apply when generating the netlist. For validation, the field solution of an electrothermal benchmark example and a complex 3D chip package problem have been compared to the SPICE solution based on the generated netlist.
Next steps are the treatment of non-hexahedral meshes, arbitrary nonlinear materials and model order reduction of the resulting network to reduce the complexity of the obtained circuit and thus enable a more efficient circuit simulation.
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